On-chip variation (OCV)
On-chip variation (OCV) is a recognition of the intrinsic variability of semiconductor processes and their impact on factors such as logic timing. Historically, as well as operating temperature, timing...
View ArticleBetter management of timing closure and optimization
The challenge with timing closure lies, so to speak, in achieving it in a timely manner. If you do not, you will bring a design to market that performs at a lower level than desired, and sales will not...
View ArticleAchieving multi-scenario signoff quickly and predictably using timing-driven ECO
The increasing density and operating speeds characteristic of today’s ICs make it challenging to lay out a chip, route signals through it, and then ensure the resulting design meets the required timing...
View ArticleAccelerating multi-corner multi-mode sign-off using the Lynx Design System
Semtech Corporation is a leading supplier of analog and mixed-signal semiconductor platforms for high-end consumer, computing, communications and industrial applications. Although the manufacturing...
View ArticleOn-chip clock strategies and GALS
Related articles and guides OCV Guide Clock-domain and reset verification in the low-power design era Clock-domain crossing: guidelines for design and verification success Thanks to the rise in clock...
View ArticleClock tree synthesis
The design of the clock network in an SoC has come under increasing scrutiny for a number of reasons, ranging from its share of overall power consumption – sometimes as much as 40 per cent of the total...
View ArticleTiming analysis shifts to statistical
Up to now, timing signoff for implementation flows has been based on advanced on-chip variability (AOCV) techniques that attempt to close the gap between real-world variability effects and the ability...
View ArticleOn-chip variation (OCV)
On-chip variation (OCV) is a recognition of the intrinsic variability of semiconductor processes and their impact on factors such as logic timing. Historically, as well as operating temperature, timing...
View ArticleBetter management of timing closure and optimization
The challenge with timing closure lies, so to speak, in achieving it in a timely manner. If you do not, you will bring a design to market that performs at a lower level than desired, and sales will not...
View ArticleAchieving multi-scenario signoff quickly and predictably using timing-driven ECO
The increasing density and operating speeds characteristic of today’s ICs make it challenging to lay out a chip, route signals through it, and then ensure the resulting design meets the required timing...
View ArticleAccelerating multi-corner multi-mode sign-off using the Lynx Design System
Semtech Corporation is a leading supplier of analog and mixed-signal semiconductor platforms for high-end consumer, computing, communications and industrial applications. Although the manufacturing...
View ArticleOn-chip clock strategies and GALS
Related articles and guides OCV Guide Clock-domain and reset verification in the low-power design era Clock-domain crossing: guidelines for design and verification success Thanks to the rise in clock...
View ArticleClock tree synthesis
The design of the clock network in an SoC has come under increasing scrutiny for a number of reasons, ranging from its share of overall power consumption – sometimes as much as 40 per cent of the total...
View ArticleTiming analysis shifts to statistical
Up to now, timing signoff for implementation flows has been based on advanced on-chip variability (AOCV) techniques that attempt to close the gap between real-world variability effects and the ability...
View ArticleUse machine learning and visualization to accelerate Liberty file verification
As process technologies shrink and design complexity grows, design teams face increasing challenges in reaching timing closure for projects that depend heavily on the accuracy of Liberty models. At...
View Article
More Pages to Explore .....